|
Video News

Hartner to Head SMEMA Council

Competition Turns Up the Heat on Nokia


What's New at National Electronics Week


Foxconn Lands the iPhone 3G Contract


Foxconn Not a High Tech Enterprise in China?

EBSO Releases New Ceramic Singulating Machine

JTAG Breaks Barrier Between Functional Test & Boundary Scan

SEMI Teams Up with Messee Muenchen at Intersolar
Global SMT& Packaging
E-mail: news@globalsmt.net
Website: www.globalsmt.net
Editorial Staff
Circulation and Subscriptions
Tel: +44 (0)1458 832137
subscriptions
@globalsmt.net |
Wafer-level cavity package with via-through pad interconnects
Giles Humpston, Tessera
The continued drive toward solid state imagers with greater pixel numbers and smaller pixels adversely affects yields, particularly through physical contamination during assembly of the camera module. The solution being progressively adopted by industry is to package the semiconductor die, preferably using wafer-level technology, owing to the favourable economics of the process. Read
more...
|
Tools & Methods for
Lean Production Management in EA
Dr. T. Nguyen & Vern Harrison, EA
Lean manufacturing is far from a new concept, and many within the electronics assembly (EA) industry are already familiar with the principles and concepts behind it. In spite of widespread understanding, however, the percentage that actually 'live lean' within EA tends to be far less.
If 'lean' offers such a compelling business advantage, one must critically ask why it has not yet been adopted widely and successfully in the 'leading edge' EA industry? Fortunately, several technologies and tools available to the EA industry today offer new possibilities to realize a major impact as never before. Read
more...

|
|
|
|
|
| Global SMT & Packaging magazine |
Inside the June 2008 issue of Global SMT & Packaging magazine:
- "Process and assembly methods for increased yield of PoP devices" by Brian Toleno, Ph.D., and Dan Maslyk
- "Suitable choices for lead-free hand soldering" by Shubo Gao and David M. Jacobson
- "Pushing the barriers of wafer level device integration" by
Gordon Christison
- Albert Bokma, interview—Assembléon
- Case Study: Are two heads really better than one?
- Inovar factory expansion – an American success story
- "Are we there yet? The ongoing journey to co-design of chip, package and substrate" by
Joe Fjelstad (North America edition)
- "Ball grid array & lead-free assembly defects, part 2" by
Bob Willis (Europe edition)
- "First quarter 12% global end market growth slowdown but no disaster on horizon" by
Walt Custer and Jon Custer-Topai
- "Inadequate peak reflow temperatures" by
Werner Engelmaier
Download issue 8.6 - June 2008 today.
|
| |
|
Issue 8.25
June 26, 2008




|