Subscribe

Industry Blogs

Top blogs

Syndicate

Technical Articles
Optimizing batch cleaning for removing lead-free flux residues on PCAs
User Rating: / 0
Written by Steven Stach and Mike Bixenman   
Thursday, 30 October 2008

Electronic assembly cleaning processes are becoming increasingly more complex because of global environmental mandates and customer-driven product performance requirements.

 

 
Compatability of polymers and fluxes: getting to the heart of the matter
User Rating: / 0
Written by Andy Mackie, PhD, and Christopher Nash   
Thursday, 30 October 2008

Few things strike more dread in the hearts of technical service personnel than the words "Is your flux compatible with material 'XYZ'?"

 

 
Advances in solder ball placement for surface-mountable packages
User Rating: / 0
Written by Tom Falcon   
Friday, 10 October 2008

The continuing trend for the miniaturisation of portable electronic devices, combined with the demand for ever-greater functionality from those devices, has driven many surface mount designers away from the traditional SMT leaded package selections of PLCC, QFP, TSOP etc, and towards packages with an area grid array footprint.

 

 
PCB production & test: tips from pros on lead-free processes
User Rating: / 0
Written by Thomas Berger   
Friday, 12 September 2008

Part 1—Issues in hot air solder levelling (HASL).

 
Understanding hidden reactions and the importance of profile in reflow soldering, part 1
User Rating: / 0
Written by Dr. S. Manian Ramkumar, Anand Kannabiran, Aarthi Baskaran, Bjorn Dahle   
Friday, 12 September 2008

The various aspects of the solder joint formation from a process, metallurgical and risk management perspective are addressed in this three-paper series.

 

 
Suitable choices for lead-free hand soldering
User Rating: / 0
Written by Shubo Gao and David M. Jacobson   
Tuesday, 05 August 2008

Images of cross sections through representative solder joints showing contact angles of SAC solder joints on ENIG finished boards and Sn100C HASL-coated boards, respectively.Lead-free processes for reflow and wave soldering are well documented, but this is not the case for hand soldering, which is still used for specialised electronic products. This article describes the selection of solder and board finishes that suit hand soldering and important issues affecting the choice.

 
Process and assembly methods for increased yield of PoP devices
User Rating: / 0
Written by Brian Toleno, Ph.D., and Dan Maslyk   
Thursday, 24 July 2008

stem cell storage facility

Increased functionality and smaller devices are significant drivers in innovative packaging designs.

 
Assessing the impact of contamination in an SMT production environment
User Rating: / 0
Written by Sheila Hamilton, Technical Director, Teknek   
Wednesday, 25 June 2008

Sheila Hamilton, Technical Director of TeknekThis article examines the key sources of contamination, how it can be measured and what can be done to negate its effect.

 
Time for the electronics industry to clean up its act?
User Rating: / 0
Written by Hunter Paterson, Product Manager, Teknek   
Tuesday, 24 June 2008

heart valve replacement

A single speck of dust or a fibre is enough to halt an entire production line, costing significant sums in product wastage and manufacturing downtime.
 
Cleaning process integration of cleaning material with cleaning equipment
User Rating: / 0
Written by Mike Bixenman and Steve Stach   
Wednesday, 21 May 2008

Innovative electronic assembly designs strive to increase functionality over smaller surface areas. Highly dense circuit assembly designs increase the cleaning challenge.

 
Lead free HASL
User Rating: / 0
Written by Jade Po KELLARD   
Wednesday, 23 April 2008
The solder surface produced on bare printed circuit boards by hot air solder leveling (HASL) has been used extensively as a solderable finish for many years.
 
Full metal TIMs
User Rating: / 0
Written by Robert N. Jarrett, Jordan P. Ross, Ross Berntson   
Tuesday, 25 March 2008

blood pressure model

With this high conductivity, these metal TIMs offer the lowest thermal interface resistance, enabling design of higher power and smaller electronic devices.

 
Placement optimisation in a lean manufacturing environment
User Rating: / 0
Written by Pierre Chatain   
Thursday, 14 February 2008

The author examines Europlacer’s new iineo pick and place system and how its Integrated Intelligence contributes towards a lean manufacturing environment.

 
Movers and shakers
User Rating: / 0
Written by Jade Po KELLARD   
Thursday, 10 January 2008

gout treatment guidelines

We are delighted to bring you this year-end roundup from some of the leading distributors around the world.

 
Optimizing thermal and mechanical performance in PCBs
User Rating: / 0
Written by Alex Mangroli and Kris Vasoya   
Wednesday, 09 January 2008

Engineers are always striving to make a lighter, faster and stronger PCB.

 
Film vs. paste: Die attach options for stacked die applications
User Rating: / 0
Written by James T. Huneke, Robert Chu, Jin-O Choi, Howard Yun and Han Wu   
Tuesday, 18 December 2007

Film vs. paste: Die attach options for stacked die applicationsAs consumers continue to push electronics manufacturers for smaller yet higher functioning products, packaging engineers must keep pace with the development of devices that can meet these demands.

 
Package on package (PoP) process development and reliability evaluation
User Rating: / 0
Written by Jonas Sjoberg, David A. Geiger, Todd Castello and Dr. Dongkai Shangguan   
Thursday, 29 November 2007

This paper describes the PoP process requirement in general, the impact on mechanical reliability using different pad layouts and with/without underfill.

 
Chip packaging 2.0 – User-definable chip pinout packaging for optimized PCB design
User Rating: / 0
Written by Martin Hart   
Thursday, 29 November 2007

Board designers are constrained from developing fully optimal boards in the current so-called ‘Chip Packaging 1.0’ environment, and there is a clear need to change.

 
Pin-in-hole reflow (PIHR) and lead-free solder joints
User Rating: / 0
Written by David Bernard and Bob Willis   
Thursday, 29 November 2007

The design rules, hole size and other factors associated with intrusive reflow defect elimination will be outlined and compared with the intrusive reflow requirements in the latest IPC 610-D standard.

 
A more environmentally friendly alternative to lead-free
User Rating: / 1
Written by JOSEPH FJELSTAD   
Monday, 29 October 2007

This new era of lead-free solder marks the transition of solder from faithful servant of the electronics assembly to technological nemesis.

 
<< Start < Prev 1 2 3 Next > End >>

Results 1 - 24 of 72

Related Items