|
Written by Steven Stach and Mike Bixenman
|
|
Thursday, 30 October 2008 |
|
Electronic assembly cleaning processes are becoming increasingly more
complex because of global environmental mandates and customer-driven
product performance requirements.
|
|
|
Written by Andy Mackie, PhD, and Christopher Nash
|
|
Thursday, 30 October 2008 |
|
Few things strike more dread in the hearts of technical service
personnel than the words "Is your flux compatible with material 'XYZ'?"
|
|
|
Written by Tom Falcon
|
|
Friday, 10 October 2008 |
|
The continuing trend for the miniaturisation of portable electronic
devices, combined with the demand for ever-greater functionality from
those devices, has driven many surface mount designers away from the
traditional SMT leaded package selections of PLCC, QFP, TSOP etc, and
towards packages with an area grid array footprint.
|
|
|
Written by Thomas Berger
|
|
Friday, 12 September 2008 |
|
Part 1—Issues in hot air solder levelling (HASL).
|
|
|
Written by Dr. S. Manian Ramkumar, Anand Kannabiran, Aarthi Baskaran, Bjorn Dahle
|
|
Friday, 12 September 2008 |
|
The various aspects of the solder joint
formation from a process, metallurgical and risk management perspective
are addressed in this three-paper series.
|
|
|
Written by Shubo Gao and David M. Jacobson
|
|
Tuesday, 05 August 2008 |
|
Lead-free processes for reflow and wave soldering are well documented, but this is not the case for hand soldering, which is still used for specialised electronic products. This article describes the selection of solder and board finishes that suit hand soldering and important issues affecting the choice. |
|
|
Written by Brian Toleno, Ph.D., and Dan Maslyk
|
|
Thursday, 24 July 2008 |
|
Increased functionality and smaller devices are significant drivers in innovative packaging designs.
|
|
|
Written by Sheila Hamilton, Technical Director, Teknek
|
|
Wednesday, 25 June 2008 |
|
This article examines the key sources of contamination, how it can be measured and what can be done to negate its effect. |
|
|
Written by Hunter Paterson, Product Manager, Teknek
|
|
Tuesday, 24 June 2008 |
A single speck of dust or a fibre is enough to halt an entire production line, costing significant sums in product wastage and manufacturing downtime. |
|
|
Written by Mike Bixenman and Steve Stach
|
|
Wednesday, 21 May 2008 |
|
Innovative electronic assembly designs strive to increase functionality over smaller surface areas. Highly dense circuit assembly designs increase the cleaning challenge. |
|
|
Written by Jade Po KELLARD
|
|
Wednesday, 23 April 2008 |
The solder surface produced on bare printed circuit boards by hot air solder leveling (HASL) has been used extensively as a solderable finish for many years. |
|
|
Written by Robert N. Jarrett, Jordan P. Ross, Ross Berntson
|
|
Tuesday, 25 March 2008 |
|
With this high conductivity, these metal TIMs offer the lowest thermal interface resistance, enabling design of higher power and smaller electronic devices. |
|
|
Written by Pierre Chatain
|
|
Thursday, 14 February 2008 |
|
The author examines Europlacer’s new iineo pick and place system and how its Integrated Intelligence contributes towards a lean manufacturing environment. |
|
|
Written by Jade Po KELLARD
|
|
Thursday, 10 January 2008 |
|
We are delighted to bring you this year-end roundup from some of the leading distributors around the world. |
|
|
Written by Alex Mangroli and Kris Vasoya
|
|
Wednesday, 09 January 2008 |
|
Engineers are always striving to make a lighter, faster and stronger PCB. |
|
|
Written by James T. Huneke, Robert Chu, Jin-O Choi, Howard Yun and Han Wu
|
|
Tuesday, 18 December 2007 |
|
As consumers continue to push electronics manufacturers for smaller yet higher functioning products, packaging engineers must keep pace with the development of devices that can meet these demands. |
|
|
Written by Jonas Sjoberg, David A. Geiger, Todd Castello and Dr. Dongkai Shangguan
|
|
Thursday, 29 November 2007 |
|
This paper describes the PoP process requirement in general, the impact on mechanical reliability using different pad layouts and with/without underfill. |
|
|
Written by Martin Hart
|
|
Thursday, 29 November 2007 |
|
Board designers are constrained from developing fully optimal boards in the current so-called ‘Chip Packaging 1.0’ environment, and there is a clear need to change. |
|
|
Written by David Bernard and Bob Willis
|
|
Thursday, 29 November 2007 |
|
The design rules, hole size and other factors associated with intrusive reflow defect elimination will be outlined and compared with the intrusive reflow requirements in the latest IPC 610-D standard. |
|
|
Written by JOSEPH FJELSTAD
|
|
Monday, 29 October 2007 |
|
This new era of lead-free solder marks the transition of solder from faithful servant of the electronics assembly to technological nemesis. |
|