Text size
The global assembly journal for SMT and advanced packaging professionals

Cost reduction of wafer level packaging

Technical Articles

Solid state imagers are being incorporated in an ever-expanding diversity of products. The consumer demand for vast quantities of camera modules at very low price is forcing a search for new packaging technologies utilizing radically different materials.

This paper presents a new wafer-level chip-size package that comfortably exceeds mobile phone and automotive reliability standards. In this technology, the image sensor is protected from contamination using a cover glass from the initial stage of processing. The electrical contacts on the front face of the silicon are connected to a ball grid array on the rear surface of the package, making it suitable for standard surface mount assembly. The final package thickness is approximately half that of the original silicon wafer. A key element of the package is that it is fabricated using a material produced in extremely high tonnage for an entirely different industry and purpose, and therefore is significantly cheaper than anything comparable made specifically for semiconductor applications. 

Read the full article online.

Add comment


Security code
Refresh

Your Account






Forgot login? Click here.
No account yet? Subscribe